



Freeform Search

Database:	US Pre-Grant Publication Full-Text Database
	US Patents Full-Text Database
	US OCR Full-Text Database
	EPO Abstracts Database
	JPO Abstracts Database
	Derwent World Patents Index
	IBM Technical Disclosure Bulletins

Term:	11 and L15	
		

Display:	<input type="text" value="20"/>	Documents in Display Format:	<input type="text" value="-"/>	Starting with Number	<input type="text" value="1"/>
-----------------	---------------------------------	-------------------------------------	--------------------------------	-----------------------------	--------------------------------

Generate: ☐ Hit List ☒ Hit Count ☐ Side by Side ☐ Image

Search History

DATE: Monday, July 16, 2007 [Purge Queries](#) [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name
result set

DB=PGPB,USPT,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L16</u>	11 and L15	24	<u>L16</u>
------------	------------	----	------------

<u>L15</u>	park-gi\$.in.	112	<u>L15</u>
------------	---------------	-----	------------

DB=PGPB,USPT; PLUR=YES; OP=OR

<u>L14</u>	12 with 13 and L13	90	<u>L14</u>
------------	--------------------	----	------------

<u>L13</u>	12 and L12	99	<u>L13</u>
------------	------------	----	------------

<u>L12</u>	17 and L11	121	<u>L12</u>
------------	------------	-----	------------

<u>L11</u>	11 with 13 with 14	258	<u>L11</u>
------------	--------------------	-----	------------

<u>L10</u>	L8	841	<u>L10</u>
------------	----	-----	------------

DB=USPT; PLUR=YES; OP=OR

<u>L9</u>	L8	575	<u>L9</u>
-----------	----	-----	-----------

DB=PGPB,USPT,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L8</u>	16 and L7	841	<u>L8</u>
-----------	-----------	-----	-----------

<u>L7</u>	711/\$.ccls.	34845	<u>L7</u>
-----------	--------------	-------	-----------

<u>L6</u>	11 and 15 and 14	1465	<u>L6</u>
-----------	------------------	------	-----------

<u>L5</u>	11 with 13	4037	<u>L5</u>
-----------	------------	------	-----------

<u>L4</u>	miss	61093	<u>L4</u>
-----------	------	-------	-----------

<u>L3</u>	cach\$	166000	<u>L3</u>
<u>L2</u>	(high\$ or increas\$) near3 (power or speed or frequency)	2278743	<u>L2</u>
<u>L1</u>	(low\$ or less or decreas\$ or reduc\$) near3 (power or speed or frequency)	1527418	<u>L1</u>

END OF SEARCH HISTORY



Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((((reduc* <or> low* <or> decreas*) <and> (power <or> frequency <or> ..."

Your search matched **3151** of **150587** documents.A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

e-mail printer friendly

» Search Options

[View Session History](#)
[New Search](#)

Modify Search

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

» Other Resources

(Available For Purchase)

Top Book Results

[Design of High-Performance](#)
[Microprocessor Circuits](#)

by Chandrakasan, A.; Bowhill, W. J.; Fox, F.;

Hardcover, Edition: 1

[View All 1 Result\(s\)](#)

[Select All](#) [Deselect All](#)
View: [1-25](#) | [26-50](#) | [51-75](#) | [76-100](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

- ☐ **1. Thermal management of on-chip caches through power density minimization**
 Ja Chun Ku; Ozdemir, S.; Memik, G.; Ismail, Y.;
[Microarchitecture, 2005. MICRO-38. Proceedings. 38th Annual IEEE/ACM International Symposium on](#)
 12-16 Nov. 2005 Page(s):11 pp.
 Digital Object Identifier 10.1109/MICRO.2005.36
[AbstractPlus](#) | Full Text: [PDF\(376 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **2. Power monitors: a framework for system-level power estimation using heterogeneous power models**
 Bansal, N.; Lahiri, K.; Raghunathan, A.; Chakradhar, S.T.;
[VLSI Design, 2005. 18th International Conference on](#)
 3-7 Jan. 2005 Page(s):579 - 585
 Digital Object Identifier 10.1109/ICVD.2005.138
[AbstractPlus](#) | Full Text: [PDF\(3840 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **3. Combined circuit and architectural level variable supply-voltage scaling for low power**
 Hai Li; Chen-Yong Cher; Roy, K.; Vijaykumar, T.N.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
 Volume 13, Issue 5, May 2005 Page(s):564 - 576
 Digital Object Identifier 10.1109/TVLSI.2005.844295
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(688 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **4. VSV: L2-miss-driven variable supply-voltage scaling for low power**
 Hai Li; Chen-Yong Cher; Vijaykumar, T.N.; Roy, K.;
[Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on](#)
 2003 Page(s):19 - 28
 Digital Object Identifier 10.1109/MICRO.2003.1253180
[AbstractPlus](#) | Full Text: [PDF\(332 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **5. Cosimulation-based power estimation for system-on-chip design**
 Lajolo, M.; Raghunathan, A.; Dey, S.; Lavagno, L.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)

Volume 10, Issue 3, June 2002 Page(s):253 - 266
Digital Object Identifier 10.1109/TVLSI.2002.1043328

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(351 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **6. A power-aware SWDR cell for reducing cache write power**
Yen-Jen Chang; Chia-Lin Yang; Feipei Lai;
[Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on](#)
25-27 Aug. 2003 Page(s):14 - 17
Digital Object Identifier 10.1109/LPE.2003.1231826
[AbstractPlus](#) | Full Text: [PDF\(491 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **7. Quantitative analysis and optimization techniques for on-chip cache leakage power**
Nam Sung Kim; Blaauw, D.; Mudge, T.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 13, Issue 10, Oct. 2005 Page(s):1147 - 1156
Digital Object Identifier 10.1109/TVLSI.2005.859476
[AbstractPlus](#) | Full Text: [PDF\(592 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **8. Design and analysis of low-power cache using two-level filter scheme**
Yen-Jen Chang; Shanq-Jang Ruan; Feipei Lai;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 11, Issue 4, Aug. 2003 Page(s):568 - 580
Digital Object Identifier 10.1109/TVLSI.2003.812292
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(910 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **9. Circuit and microarchitectural techniques for reducing cache leakage power**
Nam Sung Kim; Flautner, K.; Blaauw, D.; Mudge, T.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 12, Issue 2, Feb. 2004 Page(s):167 - 184
Digital Object Identifier 10.1109/TVLSI.2003.821550
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1024 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **10. Leakage power optimization techniques for ultra deep sub-micron multi-level caches**
Nam Sung Kim; Blaauw, D.; Mudge, T.;
[Computer Aided Design, 2003. ICCAD-2003. International Conference on](#)
9-13 Nov. 2003 Page(s):627 - 632
[AbstractPlus](#) | Full Text: [PDF\(527 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **11. Tag compression for low power in dynamically customizable embedded processors**
Petrov, P.; Orailoglu, A.;
[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)
Volume 23, Issue 7, July 2004 Page(s):1031 - 1047
Digital Object Identifier 10.1109/TCAD.2004.829823
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(560 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **12. Soft errors issues in low-power caches**
Degalahal, V.; Lin Li; Narayanan, V.; Kandemir, M.; Irwin, M.J.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 13, Issue 10, Oct. 2005 Page(s):1157 - 1166
Digital Object Identifier 10.1109/TVLSI.2005.859474

[AbstractPlus](#) | [Full Text: PDF\(616 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **13. Power protocol: reducing power dissipation on off-chip data buses**
Basu, K.; Choudhary, A.; Pisharath, J.; Kandemir, M.;
[Microarchitecture, 2002. \(MICRO-35\). Proceedings. 35th Annual IEEE/ACM International Symposium on](#)
18-22 Nov. 2002 Page(s):345 - 355
Digital Object Identifier 10.1109/MICRO.2002.1176262
[AbstractPlus](#) | [Full Text: PDF\(467 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **14. Cache decay: exploiting generational behavior to reduce cache leakage power**
Kaxiras, S.; Zhigang Hu; Martonosi, M.;
[Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on](#)
30 June-4 July 2001 Page(s):240 - 251
Digital Object Identifier 10.1109/ISCA.2001.937453
[AbstractPlus](#) | [Full Text: PDF\(380 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **15. Leakage current: Moore's law meets static power**
Kim, N.S.; Austin, T.; Baauw, D.; Mudge, T.; Flautner, K.; Hu, J.S.; Irwin, M.J.; Kandemir, M.;
Narayanan, V.;
[Computer](#)
Volume 36, Issue 12, Dec. 2003 Page(s):68 - 75
Digital Object Identifier 10.1109/MC.2003.1250885
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(382 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **16. An energy efficient instruction set synthesis framework for low power embedded system designs**
Cheng, A.C.; Tyson, G.S.;
[Computers, IEEE Transactions on](#)
Volume 54, Issue 6, Jun 2005 Page(s):698 - 713
Digital Object Identifier 10.1109/TC.2005.89
[AbstractPlus](#) | [Full Text: PDF\(2704 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **17. A 2.2 W, 80 MHz superscalar RISC microprocessor**
Gerosa, G.; Gary, S.; Dietz, C.; Dac Pham; Hoover, K.; Alvarez, J.; Sanchez, H.; Ippolito, P.; Tai
Ngo; Litch, S.; Eno, J.; Golab, J.; Vanderschaaf, N.; Kahle, J.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 29, Issue 12, Dec. 1994 Page(s):1440 - 1454
Digital Object Identifier 10.1109/4.340417
[AbstractPlus](#) | [Full Text: PDF\(1276 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ **18. Power efficient resource scaling in partitioned architectures through dynamic heterogeneity**
Muralimanohar, N.; Ramani, K.; Balasubramonian, R.;
[Performance Analysis of Systems and Software, 2006 IEEE International Symposium on](#)
19-21 March 2006 Page(s):100 - 111
Digital Object Identifier 10.1109/ISPASS.2006.1620794
[AbstractPlus](#) | [Full Text: PDF\(236 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **19. Tag skipping technique using WTS buffer for optimal low power cache design**
Akaaboune, A.; Botros, N.; Alghazo, J.;
[Memory Technology, Design and Testing, 2004. Records of the 2004 International Workshop on](#)

9-10 Aug. 2004 Page(s):13 - 18
Digital Object Identifier 10.1109/MTDT.2004.1327978
[AbstractPlus](#) | [Full Text: PDF\(280 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **20. Value-conscious cache: simple technique for reducing cache access power**
Yen-Jen Chang; Chia-Lin Yang; Feipei Lai;
[Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings](#)
Volume 1, 16-20 Feb. 2004 Page(s):16 - 21 Vol.1
Digital Object Identifier 10.1109/DATE.2004.1268821
[AbstractPlus](#) | [Full Text: PDF\(267 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **21. Using complete machine simulation for software power estimation: the SoftWatt approach**
Gurumurthi, S.; Sivasubramaniam, A.; Irwin, M.J.; Vijaykrishnan, N.; Kandemir, M.;
[High-Performance Computer Architecture, 2002. Proceedings. Eighth International Symposium on](#)
2-6 Feb. 2002 Page(s):141 - 150
[AbstractPlus](#) | [Full Text: PDF\(449 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **22. Synthesis techniques for low-power hard real-time systems on variable voltage processors**
Inki Hong; Gang Qu; Potkonjak, M.; Srivastavas, M.B.;
[Real-Time Systems Symposium, 1998. Proceedings., The 19th IEEE](#)
2-4 Dec. 1998 Page(s):178 - 187
Digital Object Identifier 10.1109/REAL.1998.739744
[AbstractPlus](#) | [Full Text: PDF\(200 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **23. Power analysis of embedded software: a first step towards software power minimization**
Tiwari, V.; Malik, S.; Wolfe, A.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 2, Issue 4, Dec. 1994 Page(s):437 - 445
Digital Object Identifier 10.1109/92.335012
[AbstractPlus](#) | [Full Text: PDF\(912 KB\)](#) IEEE JNL
[Rights and Permissions](#)

- ☐ **24. Reducing power density through activity migration**
Seongmoo Heo; Barr, K.; Asanovic, K.;
[Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on](#)
25-27 Aug. 2003 Page(s):217 - 222
Digital Object Identifier 10.1109/LPE.2003.1231865
[AbstractPlus](#) | [Full Text: PDF\(672 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ **25. Avalanche: an environment for design space exploration and optimization of low-power embedded systems**
Henkel, J.; Yanbing Li;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 10, Issue 4, Aug. 2002 Page(s):454 - 468
Digital Object Identifier 10.1109/TVLSI.2002.800524
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(907 KB\)](#) IEEE JNL
[Rights and Permissions](#)

View: 1-25 | 26-50 | 51-75 | 76-100



[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved



Welcome United States Patent and Trademark Office

Search Session History

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Mon, 16 Jul 2007, 6:56:14 PM EST

Edit an existing query or
compose a new query in the
Search Query Display.

Search Query Display

Select a search number (#)
to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries

		Results
<u>#1</u>	(((low* <or> reduc* <or> decreas*) <and> (power <or> frequency <or> speed))<in>metadata)	150587
<u>#2</u>	(((low* <or> reduc* <or> decreas*) <and> (power <or> frequency <or> speed))<in>metadata)<AND>(cache or caching<in>metadata))	3151
<u>#3</u>	(((low* <or> reduc* <or> decreas*) <and> (power <or> frequency <or> speed))<in>metadata)<AND>(cache or caching<in>metadata))	3151
<u>#4</u>	(((low* <or> reduc* <or> decreas*) <and> (power <or> frequency <or> speed))<in>metadata)	150587
<u>#5</u>	(((low* <or> reduc* <or> decreas*) <and> (power <or> frequency <or> speed))<in>metadata)	150587
<u>#6</u>	(((low* <or> reduc* <or> decreas*) <and> (power <or> frequency <or> speed))<in>metadata)	150587
<u>#7</u>	(((reduc* <or> low* <or> decreas*) <and> (power <or> frequency <or> speed))<in>metadata)	150587
<u>#8</u>	(((reduc* <or> low* <or> decreas*) <and> (power <or> frequency <or> speed))<in>metadata)<AND>(cache or caching<in>metadata))	3151
<u>#9</u>	((((reduc* <or> low* <or> decreas*) <and> (power <or> frequency <or> speed))<in>metadata)<and>(cache or caching<in>metadata))<AND>(miss<in>metadata))	177